Your Cart: item(s)<< Prev Showing: 26-30 of 47 Next >>
· 1-5 · 6-10 · 11-15 · 16-20 · 21-25 · 26-30 · 31-35 · 36-40 · 41-45 · 46-47 ·
Design a circuit that would count in the following sequence using J-K Flip Flops: 5, 2, 3, 6, 4, 1, 0, 7
Subject:
Electrical and Computer Engineering
Topic:
Digital Logic Systems
Posting ID:
39918
OTA ID:
104579
Design a circuit that would count in the following sequence using D Flip Flops: 15, 0, 13, 2, 11, 4, 9, 6, 7, 12, 5, 14
Subject:
Electrical and Computer Engineering
Topic:
Digital Logic Systems
Posting ID:
39919
OTA ID:
104036
D-type Bistable -------------------------------------------------------------------------------- Using positive edge-triggered D-type bistables with clear and preset terminals (74LS74) & some simple logic, design a MOD-6 ripple-up (0,1,2,3,4,5,0......) counter that can also be manually reset with an external push button. 1. Draw the block diagram, labelling the LSB & MSB. 2. Ignoring the generation of glitches, breifly explain how the circuit works. 3. Draw the count sequence showing the effects of propagation delay. Please explain all steps needed to arrive at the answer As people seem to be looking at this posting and not signing it out, could you please let me know w... click for more
Subject:
Electrical and Computer Engineering
Topic:
Digital Logic Systems
Posting ID:
44730
OTA ID:
103846
Using positive edge-triggered D-type bistables with clear and preset terminals (74LS74) and some logic, design a MOD-6 ripple-up (0,1,2,3,4,5,0…) counter that can also be manually reset with an external push button. 1. Draw the circuit block diagram, labelling the LSB & MSB. 2. Ignoring the generation of glitches, briefly explain how the circuit works. 3. Draw the count sequence showing the effects of propagation delay.
Subject:
Electrical and Computer Engineering
Topic:
Digital Logic Systems
Posting ID:
46724
OTA ID:
103846
Using negative edge triggered J-K flip-flops, design a 3-bit synchronous sequence generator to generate the following sequence: 0,1,3,6,0….. 1. Draw up a table showing the input requirements on the J & K terminals for the four possible changes of state at the output. The table should be headed: PRESENT Q, NEXT Q, INPUTS J,K. 2. Draw up a state table for the required sequence showing: PRESENT OUTPUT STATE,NEXT OUTPUT STATE, JK INPUTS For each state change. Treat the states 2,4,5&7as "don't care" states. 3. Using karnaugh maps for Jc Kc,Jb Kb and Ja Ka derive the minimised expressions required for each. 4. Draw a block diagram of your solution. 5. Describe what would happen if... click for more
Subject:
Electrical and Computer Engineering
Topic:
Digital Logic Systems
Posting ID:
46725
OTA ID:
103846
<< Prev Showing: 26-30 of 47 Next >>
· 1-5 · 6-10 · 11-15 · 16-20 · 21-25 · 26-30 · 31-35 · 36-40 · 41-45 · 46-47 ·Page generated in 0.0127 seconds